**Chapter 1**

**Introduction**

**1.1 Introduction**

For a long time, the Data Encryption Standard (DES) was considered as a standard for the symmetric key encryption. DES has a key length of 56 bits. However, this key length is currently considered small and can easily be broken. For this reason, the National Institute of Standards and Technology (NIST) opened a formal call for algorithms in September 1997. A group of fifteen AES candidate algorithms were announced in August 1998. Next, all algorithms were subject to assessment process performed by various groups of cryptographic researchers all over the world.On October 2, 2000, NIST announced that the Rijndael algorithm was the winner. ­Rijndael can be specified with key and block sizes in any multiple of 32 bits, with a minimum of 128 bits and a maximum of 256 bits. Therefore, the problem of breaking the key becomes more difficult .In cryptography, the AES is also known as Rijndael . AES has a fixed block size of 128 bits and a key size of 128, 192 or 256 bits.

**1.2 Need For Data Encryption**


Today, most laptops and PCs have some sort of antivirus and personal firewall software to prevent data hijacking. But what happens when a computer is stolen or when an overtired road warrior leaves her PDA in a cab? Headlines from any newspaper or news Web site around the world put data security vulnerabilities due to physical loss of devices into perspective. In the United States (U.S.), the Transportation Security Administration (TSA) reported that a stolen computer exposed more than 100,000 personal records. In the United Kingdom, a laptop storing personal data on 11,000 children was stolen from a Nottinghamshire hospital. Finally, the 2006 asset audit of the New Zealand Inland Revenue Department (IRD) showed that the IRD has no clue as to the whereabouts of 106 of its computers or their contents. The list goes on and on…. A 2006 global study by market research firm Gartner indicates that while 25 percent of information theft is linked to network intrusion, 60 percent of data breaches can be attributed to lost or stolen mobile devices. With this in mind, it is critical for organizations to bolster defenses by encrypting data across the board.

**Chapter 2**

**AES Encryption Algorithm**

**2.1 The State Representation**

Internally, the AES algorithm’s operations are performed on a two-dimensional array of bytes called the State. The State consists of four rows of bytes, each containing Nb bytes, where Nb is the block length divided by 32. In the State array denoted by the symbol s, each individual byte has two indices, with its row number r in the range 0 < r < 4 and its column number c in the range 0 <c < Nb. This allows an individual byte of the State to be referred to as either sr,c or s[r,c]. For this standard, Nb=4, i.e., 0 < c < 4. The Cipher or Inverse Cipher operations are then conducted on this State array, after which its final value is copied to the output – the array of bytes out 0, out1, … out 15.



**2.2 The Cipher**

At the start of the Cipher, the input is copied to the State array using the conventions described in Sec.2.1. After an initial Round Key addition, the State array is transformed by implementing a round function 10, 12, or 14 times (depending on the key length), with the final round differing slightly from the first ***Nr*** -1 rounds. The final State is then copied to the output.

**Pseudo code:**

Cipher(byte in[4\*Nb], byte out[4\*Nb], word w[Nb\*(Nr+1)]) begin byte state[4,Nb]

state = in

AddRoundKey(state, w[0, Nb-1])

for round = 1 step 1 to Nr–1 SubBytes(state)

ShiftRows(state)

MixColumns(state)

AddRoundKey(state, w[round\*Nb, (round+1)\*Nb-1])

endfor SubBytes(state) ShiftRows(state) AddRoundKey(state, w[Nr\*Nb, (Nr+1)\*Nb-1])


out = state end

**2.2.1 The SubByte() Transform**


The **SubBytes()** transformation is a non-linear byte substitution that operates independently

on each byte of the State using a substitution table (S-box). This S-box (Fig. 7), which is invertible, is constructed by composing two transformations:


1. Take the multiplicative inverse in the finite field GF(28), described in Sec. 4.2; the element {00} is mapped to itself.
2. Apply the following affine transformation (over GF(2) ):



for 0 £ *i* < 8, where *bi* is the *i*th bit of the byte, and *ci* is the *i*th bit of a byte *c* with the value {63} or {01100011}. Here and elsewhere, a prime on a variable (e.g., *b*¢ ) indicates that the variable is to be updated with the value on the right.


****

The S-box used in the **SubBytes()**transformation is presented in hexadecimal form in Fig. .

****

**2.2.2 The ShiftRow() Transform**

In the **ShiftRows()** transformation, the bytes in the last three rows of the State are cyclically shifted over different numbers of bytes (offsets). The first row, *r* = 0, is not shifted. Specifically, the **ShiftRows()** transformation proceeds as follows:





**2.2.3 The mixcolumn() Transform**

The **MixColumns()** transformation operates on the State column-by-column, treating each column as a four-term polynomial.The columns are considered as polynomials over GF(28) and multiplied modulo *x* 4 + 1 with a fixed polynomial *a*(*x*), given by

*a*(*x*) = {03}*x* 3 + {01}*x* 2 + {01}*x* + {02}

As a result of this multiplication, the four bytes in a column are replaced by the following:

****

****

**2.2.4 AddRoundkey() Transform**

In the Add Round key transformation. A Round Key is added to the State resulted from the operation of the Mix Column. This function is a simple bit-wise XOR of the key and the generated state. So it has been directly implemented in the main AES module.

**2.3 Key Expansion**

The AES algorithm takes the Cipher Key, ***K***, and performs a Key Expansion routine to generate a key schedule. The Key Expansion generates a total of ***Nb*** (***Nr*** + 1) words: the algorithm requires an initial set of ***Nb*** words, and each of the ***Nr*** rounds requires ***Nb*** words of key data. The resulting key schedule consists of a linear array of 4-byte words, denoted [*wi* ], with *i* in the range 0 < *i* < ***Nb***(***Nr*** + 1).

**SubWord()** is a function that takes a four-byte input word and applies the S-box to each of the four bytes to produce an output word. The function **RotWord()** takes a word [*a*0,*a*1,*a*2,*a*3] as input, performs a cyclic permutation, and returns the word [*a*1,*a*2,*a*3,*a*0]. The round constant word array, **Rcon[i]**, contains the values given by [*xi-1*,{00},{00},{00}], with *x i*-1 being powers of *x* (*x* is denoted as {02}) in the field GF(28).

It can be seen that the first ***Nk*** words of the expanded key are filled with the Cipher Key. Every following word, **w**[[**i**]], is equal to the XOR of the previous word, **w**[[**i-1**]], and the word ***Nk*** positions earlier, **w**[[**i-*Nk***]]. For words in positions that are a multiple of ***Nk***, a transformation is applied to **w**[[**i-1**]] prior to the XOR, followed by an XOR with a round constant, **Rcon[i]**. This transformation consists of a cyclic shift of the bytes in a word (**RotWord()**), followed by the application of a table lookup to all four bytes of the word (**SubWord()**).

KeyExpansion(byte key[4\*Nk],

word w[Nb\*(Nr+1)], Nk)

begin

word temp

i = 0

while (i < Nk) w[i] = word(key[4\*i], key[4\*i+1], key[4\*i+2], key[4\*i+3])

i = i+1

end while

i = Nk

while (i < Nb \* (Nr+1)] temp = w[i-1] if (i mod Nk = 0)

temp = SubWord(RotWord(temp)) xor Rcon[i/Nk]

else if (Nk > 6 and i mod Nk = 4)

temp = SubWord(temp) end if w[i] = w[i-Nk] xor temp i = i + 1

end while

end

**2.3 Inverse Cipher**

The Cipher transformations can be inverted and then implemented in reverse order to produce a straightforward Inverse Cipher for the AES algorithm. The individual transformations used in the Inverse Cipher -**InvShiftRows()**, **InvSubBytes()**,**InvMixColumns()**, and **AddRoundKey()** – process the State and are described in the following subsections.

InvCipher(byte in[4\*Nb], byte out[4\*Nb], word w[Nb\*(Nr+1)])

begin

byte state[4,Nb]

state = in

AddRoundKey(state, w[Nr\*Nb, (Nr+1)\*Nb-1])

for round = Nr-1 step -1 downto 1

InvShiftRows(state)

InvSubBytes(state)

AddRoundKey(state,w[round\*Nb,(round+1)\*Nb-1])

InvMixColumns(state)

end for

InvShiftRows(state)

InvSubBytes(state)


AddRoundKey(state, w[0, Nb-1])

out = state

end

**2.3.1 InvShiftRows() Transformation**


**InvShiftRows()** is the inverse of the **ShiftRows()** transformation. The bytes in the last three rows of the State are cyclically shifted over different numbers of bytes (offsets). The first row, *r* = 0, is not shifted. The bottom three rows are cyclically shifted by ***Nb*** -*shift*(*r*, *Nb*) bytes, where the shift value *shift(r,Nb)* depends on the row number.



**2.3.2 InvSubBytes() Transformation**

**InvSubBytes()** is the inverse of the byte substitution transformation, in which the inverse S-box is applied to each byte of the State. This is obtained by applying the inverse of the affine transformation followed by taking the multiplicative inverse in GF(28).

The inverse S-box used in the **InvSubBytes()**transformation is presented in Fig.




**2.3.3 InvMixColumns() Transformation**


**InvMixColumns()** is the inverse of the **MixColumns()** transformation. **InvMixColumns()** operates on the State column-by-column, treating each column as a four-term polynomial . The columns are considered as polynomials over GF(28) and multiplied modulo *x* 4 + 1 with a fixed polynomial *a* -1(*x*), given by

*a* -1(*x*) = {0b}*x* 3 + {0d}*x* 2 + {09}*x* + {0e}.

As described in earlier, this can be written as a matrix multiplication. Let



As a result of this multiplication, the four bytes in a column are replaced by the following:



**2.3.4 Inverse of the AddRoundKey() Transformation**

**AddRoundKey()**, which was described in earlier, is its own inverse, since it only involves an application of the XOR operation.

**Chapter 3**


**Implementation Issues**


**3.1 Architecture of Basic Components**


The overall architecture of the AES hardware mirrors the structure of Algorithm discussed in 2.2 . It is a synchronous implementation of both the processes of cipher. It uses 2 128-registers.Every clock transition, these registers are loaded, except dataout1 and dataout2, which is loaded when an input state is completely ciphered. During the encryption process, Register0 is loaded with the input data or the partially encrypted text with the result of the **mixcolumn** and **AddRoundKey** component except first and last round in which mixcolumn operation is skipped , Register2 with the state after applying functions SubBytes and subsequently ShiftRows..The component that implements function AddRoundKey is simply a net of XOR gates that adds in GF(2^8) the key schedule to the current state. The component implementing function SubBytes uses 16 S-boxes stored in a Read-Only Memory (ROM). The obtained state is row-shifted before its storage in Register2. The component architecture is given in Fig. 2.

Function MixColumns is implemented by a massively parallel component that computes all the bytes of the new state in a single clock. It uses four components of the same architecture. This basic component produces one column os the new state. Its architecture is described in Fig. 3, wherein component mult yields the a special product of a given byte from the state times{01}, {02}or{03}.The architecture of component multi presented in Fig. 4.Component xtime computes the xtime operation as defined in[5] and shown in Fig. 5.

Equivalent invMixColumns can be implemented in the same way as MixColumns, , wherein component invmult yields the a special product of a given byte from the state times{0e}, {0b},{0d} or {09}.








**3.2 Pipelining**


2 stage pipelined architecture is shown in fig. it two 128 bit data block in first two clock cycles . There were two possible ways of pipelining we decided upon. In one case, there is a possibility of using one stage of pipelining for each of the 11 stages of the encryption process, thereby increasing the throughput. The other is the one described in [2]. A 11 stage pipeline would obviously have a 3 to 4 times increase in throughput over a 3-stage one: but it requires 11 128-bit registors, thereby taking up too much space and a possibility of overflow of space in the FPGA. So we stuck with the implementation of the 2 stage pipeling. The following are the design issues we faced:

* Encryption routine and key expansion routine run parallelly in our implementation. Each round key remain valid for two clock cycles to operate on two 128 bit data blocks.
* In first two clock cycles data is input into the cipher by asserting the control signal rw 10 .There are 10 rounds So after 22 clock cycles output data1 is ready . on the 22th clock cycle control signal rw is asserted 01 and data is read from the memory. It is maintained for two clock cycles.so in 23 clock cycles 2 outpus leading to a throughput of

T.p=(2\*128)/(23\*clock cycles)


The inverse cipher operate in the same way with operations are performed in reverse order






**3.3 KeyExpansion and invKeyExpansion routine**

As only 128-bits are used at each stage in the encryption process, the key schedule for each stage can be generated dynamically. The implemetation is shown in Figure. With each clock cycle, the previous value is loaded on the register. As is evident from our pipelined design, the key for stage i has to be held for two continuous clock cycles (as there are two stages in the pipeline–the same key acts on two different inputs in two clock cycles), and we employed a counter to achievethe same.



The key expansion routine for the inverse cipher can be generated by the method as shown in the following fig



**3.4 Key Length Requirements**

An implementation of the AES algorithm shall support at least one of the three key of lengths 128, 192, or 256 bits (i.e., Nk = 4, 6, or 8, respectively). Implementations may optionally support two or three key lengths, which may promote the interoperability of algorithm implementations.

**Chapter 4**

**Conclusion**

**4.1 Conclusion**

We implemented the hardware described throughout this paper using reconfigurable hardware. The FPGA family used is SPARTEN-3E. The architecture allows one to perform the core computation of the algorithm is a pipelined manner. The throughput of the cryptographic hardware is more than 550Mbits per seconds. The pipelined execution of the AES algorithm allows an increase of the number of rounds without much loss of efficiency. Increasing the number of rounds applied, improves the resistance of the AES algorithm to cryptanalysis attacks. Recall that the resistance of AES-based encryption against

cryptanalysis attacks depends entirely on the number of rounds used. The pipelined implementation we propose throughout this report can be easily adapted to a higher round number and this can be done without much loss in efficiency. To be able to increase the number of round, component *KeyExpansion* needs to generate more key schedules and therefore the delay introduced by it increases with the number of rounds.

**4.2 Future scope**

Throughput can be increased with increasing the number of pipelined stages. This can be done at cost of hardware. Besides this increasing the number of rounds makes it more secure.


**Appendix A**


**A.1 Expansion of a 128-bit Cipher Key**

This section contains the key expansion of the following cipher key:

**Cipher Key = 2b 7e 15 16 28 ae d2 a6 ab f7 15 88 09 cf 4f 3c**

for ***Nk*** = 4, which results in *w*0 = **2b7e1516** *w*1 = **28aed2a6** *w*2 = **abf71588** *w*3 = **09cf4f3c.**






**Appendix A.2 – Cipher Example**


The following diagram shows the values in the State array as the Cipher progresses for a block length and a Cipher Key length of 16 bytes each (i.e., *Nb* = 4 and *Nk* = 4).

Input = 32 43 f6 a8 88 5a 30 8d 31 31 98 a2 e0 37 07 34

Cipher Key = 2b 7e 15 16 28 ae d2 a6 ab f7 15 88 09 cf 4f 3c.

The Round Key values are taken from the Key Expansion example in Appendix A.1.






**Appendix B**

**Appendix B.1 –Character LCD Interfacing**


The Spartan®-3E FPGA Starter Kit board prominently features a 2-line by 16-characterliquid crystal display (LCD). The FPGA controls the LCD via the 4-bit data interface shown . Although the LCD supports an 8-bit data interface, the Starter Kit board usesa 4-bit data interface to remain compatible with other Xilinx development boards and tominimize total pin count.

****

**Operation**

Four-Bit Data Interface


The board uses a 4-bit data interface to the character LCD. Figure illustrates a write operation to the LCD, showing the minimum times allowed for setup, hold, and enable pulse length relative to the 50 MHz clock (20 ns period)provided on the board.




The data values on SF\_D<11:8>, and the register select (LCD\_RS) and the read/write (LCD\_RW) control signals must be set up and stable at least 40 ns before the enable LCD\_E goes High. The enable signal must remain High for 230 ns or longer—the equivalent of 12or more clock cycles at 50 MHz . In many applications, the LCD\_RW signal can be tied Low permanently because the FPGA generally has no reason to read information from the display.

**Appendix B.2 –PS/2 Keyboard Interfacing**

The Spartan®-3E FPGA Starter Kit board includes a PS/2 mouse/keyboard port and the standard 6-pin mini-DIN connector, labeled J14 on the board. Figure shows the PS/2connector, and Table shows the signals on the connector. Only pins 1 and 5 of the connector attach to the FPGA.





**Operation**

The PS2 port was introduced in IBM's Personal System/2 personnel computers. It is a widely supported interface for a keyboard and mouse to communicate with the host. The PS2 port contains two wires for communication purposes. One wire is for data, which is transmitted in a serial stream. The other wire is for the clock information, which specifies when the data is valid and can be retrieved. The information is transmitted as an 11-bit "packet" that contains a start bit, 8 data bits, an odd parity bit, and a stop bit. Whereas the basic format of the packet is identical for a keyboard and a mouse, the interpretation for the data bits is different. The FPGA prototyping board has a PS2 port and acts as a host.




Fig: Timing Diagram of PS/2